throbber
www.uspto.gov
`
`UNITED STATES DEPARTMENT OF COMMERCE
`United States Patent and Trademark Office
`Address: COMMISSIONER FOR PATENTS
`PO. Box 1450
`Alexandria, Virginia 2231371450
`
`15/864,836
`
`01/08/2018
`
`YOShihil‘O IMAJO
`
`20326.0121USW1
`
`1013
`
`53148
`
`759°
`
`“”9””
`
`HAMRE, SCHUMANN, MUELLER & LARSON RC.
`45 South Seventh Street
`Suite 2700
`
`MINNEAPOLIS, MN 55402-1683
`
`SHEN' YUZHEN
`
`PAPER NUMBER
`
`ART UNIT
`2691
`
`NOTIFICATION DATE
`
`DELIVERY MODE
`
`11/19/2019
`
`ELECTRONIC
`
`Please find below and/or attached an Office communication concerning this application or proceeding.
`
`The time period for reply, if any, is set in the attached communication.
`
`Notice of the Office communication was sent electronically on above—indicated "Notification Date" to the
`
`following e—mail address(es):
`PTOMai1@hsml.eom
`
`PTOL-90A (Rev. 04/07)
`
`

`

`0/7709 A0170” Summary
`
`Application No.
`15/864,836
`Examiner
`YUZHEN SHEN
`
`Applicant(s)
`IMAJO et al.
`Art Unit
`2691
`
`AIA (FITF) Status
`Yes
`
`- The MAILING DA TE of this communication appears on the cover sheet wit/7 the correspondence address -
`Period for Reply
`
`A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE g MONTHS FROM THE MAILING
`DATE OF THIS COMMUNICATION.
`Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing
`date of this communication.
`|f NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
`-
`- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
`Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term
`adjustment. See 37 CFR 1.704(b).
`
`Status
`
`1). Responsive to communication(s) filed on 11/05/2019.
`[:1 A declaration(s)/affidavit(s) under 37 CFR 1.130(b) was/were filed on
`
`2a). This action is FINAL.
`
`2b) C] This action is non-final.
`
`3)[:] An election was made by the applicant in response to a restriction requirement set forth during the interview on
`; the restriction requirement and election have been incorporated into this action.
`
`4)[:] Since this application is in condition for allowance except for formal matters, prosecution as to the merits is
`closed in accordance with the practice under Expat/7e Quay/e, 1935 CD. 11, 453 O.G. 213.
`
`Disposition of Claims*
`5)
`Claim(s)
`
`1,3—5 and 7—21 is/are pending in the application.
`
`5a) Of the above claim(s) 5,7,10—16 and 18 is/are withdrawn from consideration.
`
`E] Claim(s) _ is/are allowed.
`
`Claim(s) 1,3—4,8—9,17 and 19—21 is/are rejected.
`
`C] Claim(s) _
`
`is/are objected to.
`
`) ) ) )
`
`6 7
`
`8
`
`
`
`are subject to restriction and/or election requirement
`[:1 Claim(s)
`9
`* If any claims have been determined allowable, you may be eligible to benefit from the Patent Prosecution Highway program at a
`
`participating intellectual property office for the corresponding application. For more information, please see
`
`http://www.uspto.gov/patents/init events/pph/index.'sp or send an inquiry to PPeredback@uspto.gov.
`
`Application Papers
`10):] The specification is objected to by the Examiner.
`
`11):] The drawing(s) filed on
`
`is/are: a)C] accepted or b)Ej objected to by the Examiner.
`
`Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
`Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121 (d).
`
`Priority under 35 U.S.C. § 119
`12)C] Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
`Certified copies:
`
`a)C] All
`
`b)C] Some**
`
`c)C] None of the:
`
`1C] Certified copies of the priority documents have been received.
`
`2C] Certified copies of the priority documents have been received in Application No.
`
`3.[:] Copies of the certified copies of the priority documents have been received in this National Stage
`application from the International Bureau (PCT Rule 17.2(a)).
`
`** See the attached detailed Office action for a list of the certified copies not received.
`
`Attachment(s)
`
`1) C] Notice of References Cited (PTO-892)
`
`2) D Information Disclosure Statement(s) (PTO/SB/08a and/or PTO/SB/08b)
`Paper No(s)/Mail Date_
`U.S. Patent and Trademark Office
`
`3) C] Interview Summary (PTO-413)
`Paper No(s)/Mail Date
`4) CI Other-
`
`PTOL-326 (Rev. 11-13)
`
`Office Action Summary
`
`Part of Paper No./Mai| Date 20191107
`
`

`

`Application/Control Number: 15/864,836
`Art Unit: 2691
`
`Page 2
`
`Detailed Action
`
`1.
`
`The present application, filed on or after March 16, 2013,
`
`is being examined under
`
`the first inventor to file provisions of the AIA.
`
`Response to Amendment
`
`2.
`
`The Amendment filed on 11/05/2019 has been entered. Claims 1 and 17 have
`
`been amended. Claim 2 has been canceled. Claims 5, 7, 10-16, and 18 stand withdrawn
`
`from consideration. Claims 1, 3-5, and 7-21 remain pending in the application. Objection
`
`to the Specification is withdrawn.
`
`Claim Objections
`
`3.
`
`Claims 18-21 are objected to because of the following informalities:
`
`In accordance with amendments, claims 18-21 should be dependent upon claim
`
`17. Appropriate corrections are required.
`
`Claim Rejections - 35 USC § 103
`
`4.
`
`The following is a quotation of 35 U.S.C. 103 which forms the basis for all
`
`obviousness rejections set forth in this Office action:
`
`A patent for a claimed invention may not be obtained, notwithstanding that
`
`the claimed invention is not identically disclosed as set forth in section 102
`
`if the differences between the claimed invention and the prior
`of this title,
`art are such that
`the claimed invention as a whole would have been
`
`obvious before the effective filing date of the claimed invention to a person
`
`having ordinary skill
`
`in the art to which the claimed invention pertains.
`
`Patentability shall not be negated by the manner in which the invention
`was made.
`
`

`

`Application/Control Number: 15/864,836
`Art Unit: 2691
`
`Page 3
`
`5.
`
`Claims 1, 3-4, 8-9, 17 and 19 are rejected under 35 U.S.C. 103 as unpatentable
`
`over Li (US 20140313185 A1) in View of Horiuchi (US 20100141570 A1).
`
`Regarding claim 1, Li (Figs. 1-13) discloses a driving circuit (e.g., gate driver 203
`
`as shown in Fig. 3 or gate driver 603 as shown in Fig. 6) comprising:
`
`an output circuit (output circuit 303) that outputs a signal to a lead line (signal
`
`line connected between output circuit 303 and gate line G) electrically connected to
`
`a signal line (gate line G) provided in a display panel (display panel 201); and
`
`an output switching circuit (switching circuit CCn) that is provided in the output
`
`circuit (output circuit 303) and connected to an output terminal (output terminal Sn) of
`
`the output circuit (output circuit 303),
`
`wherein an on-resistance value of the output switching circuit (Fig. 4 and Table 1
`
`and Table 2; compensation resistance switching circuit CCn) is set according to a
`
`resistance value of the lead line electrically connected to the output switching circuit (Fig.
`
`4 and Table 1 and Table 2; resistance of lead line and corresponding compensation
`
`resistance), the on-resistance value of the output switching circuit being set so as to
`
`become smaller as a length of the lead line electrically connected to the output switching
`
`circuit increases, and so as to become larger as the length of the lead line decreases
`
`(Tables 1 and 2; resistance compensation, on-resistance value of the output
`
`switching circuit CCn is set to be smaller as a length of the lead line increases and
`
`is set to be become larger as the length of the lead line decreases).
`
`Li discloses the resistance compensation is obtained by setting on-resistance of a
`
`switching circuit but not by setting on-resistance of a transistor. However, Horiuchi (Figs.
`
`

`

`Application/Control Number: 15/864,836
`Art Unit: 2691
`
`Page 4
`
`1-5 and 9) discloses a driving circuit (e.g., gate driver 203 including shift register 4)
`
`comprising:
`
`an output circuit (output circuit as shown in Fig. 3) that outputs a signal to a lead
`
`line (signal
`
`line connected between output circuit 4 and gate line GL) electrically
`
`connected to a signal line (gate line GL) provided in a display panel (display panel 1);
`
`and
`
`an output transistor (output transistor 21 or 22 as shown in Fig. 3) that
`
`is
`
`provided in the output circuit (output circuit as shown in Fig. 3) and connected to an
`
`output terminal of the output circuit (output circuit as shown in Fig. 3),
`
`wherein an on-resistance value of the output transistor (Fig. 3; output transistor
`
`21 or 22) is set according to a resistance value of the signal line electrically connected to
`
`the output transistor (Figs. 1 and 3 and [0087]-[0093]; on-resistance value of the
`
`output transistor 21 or 22 is set by setting channel width of the output transistor in
`
`accordance with the resistance or delay of the signal line connected to the output
`
`transistor).
`
`Horiuchi
`
`(Figs.
`
`1 and 3) discloses a resistance compensation circuit comprising output
`
`transistors 21 and 22, and on-resistance value of the output transistor 21 or 22 is set by
`
`setting channel width of the transistor in accordance with the resistance or delay of the
`
`conducting line connected to the output transistor ([0087]—[0093]). For example, because
`
`the resistance of the conducting lines increases from stages 81 and S2n to Sn, the on-
`
`resistance value of the output transistor is set to be smaller for the conducting lines at
`
`stage Sn and is set to be become larger for the conducting lines at the stages 81 and
`
`

`

`Application/Control Number: 15/864,836
`Art Unit: 2691
`
`Page 5
`
`82n ([0087]—[0093]). Both
`
`Li
`
`and Horiuchi
`
`teach driving
`
`circuits
`
`for
`
`resistance
`
`compensation, it would have been obvious to one skilled in the art at the effective filing
`
`date of the claimed invention to incorporate the teaching from Horiuchi
`
`to modify the
`
`compensation circuit of the display device of Li for resistance compensation of lead lines
`
`having different
`
`length. The combination/motivation would be to provide a gate driver
`
`having a resistance compensation function to reduce resistance difference between
`
`signal lines.
`
`Regarding claim 3, Li
`
`in view of Horiuchi discloses the driving circuit according to
`
`claim 1, wherein a plurality of the output transistors (TFTs 11) are arrayed in a first
`
`direction (horizontal direction) in which a plurality of the signal
`
`lines (gate lines GL)
`
`electrically connected to the driving circuit (gate driver 4) are arranged, and the on-
`
`resistance value of each of the plurality of the output transistors is set (Figs. 1 and 3 and
`
`[0087]-[0093]; on-resistance value of the output transistor 21 or 23 is set by setting
`
`channel width of the output transistor) so as to become smaller from a center of the
`
`driving circuit toward both end sides of the driving circuit in the first direction (Li, Tables
`
`1 and 2; resistance compensation). Therefore,
`
`it would have been obvious to one
`
`skilled in the art at the effective filing date of the claimed invention to incorporate the
`
`teaching from Horiuchi to the display device of Li for the same reason above.
`
`Regarding claim 4, Li
`
`in view of Horiuchi discloses the driving circuit according to
`
`claim 3, wherein the on-resistance value of each of the plurality of the output transistors
`
`is set (Figs. 1 and 3 and [0087]-[0093]; on-resistance value of the output transistor
`
`

`

`Application/Control Number: 15/864,836
`Art Unit: 2691
`
`Page 6
`
`21 or 23 is set by setting channel width of the output transistor) so as to become
`
`smaller from the center of the driving circuit to both the end sides of the driving circuit in
`
`the first direction (Li, Tables1 and 2; resistance compensation). Therefore,
`
`it would
`
`have been obvious to one skilled in the art at the effective filing date of the claimed
`
`invention to incorporate the teaching from Horiuchi to the display device of Li for the same
`
`reason above.
`
`Regarding claim 8, Li
`
`in view of Horiuchi discloses the driving circuit according to
`
`claim 1, Horiuchi (Figs. 1-5 and 9) discloses wherein the on-resistance value of the output
`
`transistor is set by adjusting a size of a channel portion of the output transistor (Figs. 1
`
`and 3 and [0087]-[0093]; on-resistance value of the output transistor 21 or 23 is set
`
`by setting channel width of the output transistor). Therefore,
`
`it would have been
`
`obvious to one skilled in the art at the effective filing date of the claimed invention to
`
`incorporate the teaching from Horiuchi
`
`to the display device of Li for the same reason
`
`above.
`
`Regarding claim 9, Li
`
`in view of Horiuchi discloses the driving circuit according to
`
`claim 1, Horiuchi (Figs. 1-5 and 9) discloses wherein the output transistor (Fig. 3; output
`
`transistor 21 or 22) outputs a gate-on voltage (Figs. 6-7; gate-on voltage signal)
`
`turning on a thin film transistor (Fig. 2; TFT11) connected to a gate line (gate line GL)
`
`in a pixel (Fig. 2; pixel PIX). Therefore,
`
`it would have been obvious to one skilled in the
`
`art at the effective filing date of the claimed invention to incorporate the teaching from
`
`Horiuchi to the display device of Li for the same reason above.
`
`

`

`Application/Control Number: 15/864,836
`Art Unit: 2691
`
`Page 7
`
`Regarding claim 17, Li (Figs. 1-13) discloses adisplay device comprising:
`
`a display panel (display panel 201) in which a plurality of signal lines (gate lines
`
`G) and a plurality of lead lines (signal line connected between output circuit 303 and
`
`gate line G) electrically connected to the plurality of signal
`
`lines (gate lines G) are
`
`provided; and
`
`a driving circuit (e.g., gate driver 203 as shown in Fig. 3 or gate driver 603 as
`
`shown in Fig. 6) including a plurality of output circuits (output circuits CC) that output
`
`a signal to the plurality of lead lines (signal lines connected between output circuit CC
`
`and gate lines G) and output switches (switches En) that are provided in the output
`
`circuits (output circuits CC) and connected to output terminals (output terminals Sn)
`
`of the output circuits (output circuits CC),
`
`wherein on-resistance values of the output switches (Fig. 4 and Table1 and Table
`
`2; compensation resistance of switching circuits CCn) are set according to resistance
`
`values of the lead lines electrically connected to the output transistors (Fig. 4 and Table
`
`1 and Table 2; resistance of lead line and corresponding compensation resistance).
`
`an on-resistance value of the output switching circuit being set so as to become smaller
`
`as a length of a lead line of the plurality of lead lines electrically connected to the output
`
`switching circuit increases, and so as to become larger as the length of the lead line
`
`decreases (Tables 1 and 2; resistance compensation, on-resistance value of the
`
`output switching circuit CCn is set to be smaller as a length of the lead line
`
`increases and is set to be become larger as the length of the lead line decreases).
`
`

`

`Application/Control Number: 15/864,836
`Art Unit: 2691
`
`Page 8
`
`Li discloses resistance compensation by using an output switching circuit but does not
`
`expressly disclose the output switching circuit is an output transistor. However, Horiuchi
`
`(Figs. 1-5 and 9) discloses a display device comprising:
`
`a display panel (display panel 1) in which a plurality of signal lines (gate lines
`
`GL) and a plurality of lead lines (signal lines connected between output circuit 4 and
`
`gate lines GL) electrically connected to the plurality of signal lines (gate lines GL) are
`
`provided; and
`
`a driving circuit (e.g., gate driver 203 including shift register 4)
`
`including a
`
`plurality of output circuits (output circuit as shown in Fig. 3) that output a signal (Figs.
`
`6-7; gate signal) to the plurality of lead lines (signal line connected between output
`
`circuit 4and gate line GL) and output transistors (output transistor 21 or 22 as shown
`
`in Fig. 3) that are provided in the output circuits (output circuit as shown in Fig. 3) and
`
`connected to output terminals of the output circuits (output circuit as shown in Fig. 3),
`
`wherein on-resistance values of the output transistors (Fig. 3; output transistor
`
`21 or 22) are set according to resistance values of the lead lines electrically connected
`
`to the output transistors (Figs. 1 and 3 and [0087]-[0093]; on-resistance value of the
`
`output transistor 21 or 22 is set by setting channel width of the output transistor in
`
`accordance with the resistance or delay of the signal line connected to the output
`
`transistor).
`
`Horiuchi
`
`(Figs.
`
`1 and 3) discloses a resistance compensation circuit comprising output
`
`transistors 21 and 22, and on-resistance value of the output transistor 21 or 22 is set by
`
`setting channel width of the transistor in accordance with the resistance or delay of the
`
`

`

`Application/Control Number: 15/864,836
`Art Unit: 2691
`
`Page 9
`
`conducting line connected to the output transistor ([0087]-[0093]). For example, because
`
`the resistance of the conducting lines increases from stages 81 and S2n to Sn, the on-
`
`resistance value of the output transistor is set to be smaller for the conducting lines at
`
`stage Sn and is set to be become larger for the conducting lines at the stages 81 and
`
`S2n ([0087]-[0093]). Both
`
`Li
`
`and Horiuchi
`
`teach driving
`
`circuits
`
`for
`
`resistance
`
`compensation, it would have been obvious to one skilled in the art at the effective filing
`
`date of the claimed invention to incorporate the teaching from Horiuchi
`
`to modify the
`
`compensation circuit of the display device of Li for resistance compensation of lead lines
`
`having different
`
`length. The combination/motivation would be to provide a gate driver
`
`having a resistance compensation function to reduce resistance difference between
`
`signal lines.
`
`Regarding claim 19, Li
`
`in view of Horiuchi discloses the display device according
`
`to claim 16, wherein a part of the plurality of lead lines extends in a direction oblique to a
`
`direction in which the plurality of signal lines electrically connected to the driving circuit
`
`extend (Li, Figs. 1 and 3; Horiuchi, Fig. 9; lead lines extends in an oblique direction).
`
`6.
`
`Claim 20 is
`
`rejected under 35 U.S.C.
`
`103 as unpatentable
`
`over
`
`Li
`
`(US
`
`20140313185 A1) in view of Horiuchi (US 20100141570 A1) and further in view of Suzuki
`
`(us 6437764 B1).
`
`Regarding claim 20, Li
`
`in view of Horiuchi discloses the display device according
`
`to claim 16, but does not disclose wherein each of the lead lines is widened with
`
`decreasing length of the lead lines, and is narrowed with increasing length of the lead
`
`

`

`Application/Control Number: 15/864,836
`Art Unit: 2691
`
`Page 10
`
`lines. However, Suzuki (Figs. 1-4) discloses a display device, wherein each of the lead
`
`lines is widened with decreasing length of the lead lines, and is narrowed with increasing
`
`length of the lead lines (Fig. 4). Therefore,
`
`it would have been obvious to one skilled in
`
`the art at the effective filing date of the claimed invention to incorporate the teaching from
`
`Suzuki to the display device of Li
`
`in view of Horiuchi for resistance compensation of lead
`
`lines having different length.
`
`7.
`
`Claim 21
`
`is
`
`rejected under 35 U.S.C.
`
`103 as unpatentable over
`
`Li
`
`(US
`
`20140313185 A1) in View of Horiuchi (US 20100141570 A1) and further in view of Katsuta
`
`(US 20170212624 A1).
`
`Regarding claim 21, Li
`
`in view of Horiuchi discloses the display device according
`
`to claim 16, but does not disclose wherein a width of the lead line connected onto a central
`
`side of the driving circuit is larger than a width of the lead lines connected onto both end
`
`sides of the driving circuit. However, Katsuta (Figs. 2-4) discloses a display device,
`
`wherein awidth of the lead line connected onto acentral side of the driving circuit is larger
`
`than a width of the lead lines connected onto both end sides of the driving circuit (Figs.
`
`6-8 and 10-13; a width of the lead line L1d is larger than a width of the lead lines
`
`L1a and L1b). Therefore,
`
`it would have been obvious to one skilled in the art at the
`
`effective filing date of the claimed invention to incorporate the teaching from Katsuta to
`
`the display device of Li
`
`in view of Horiuchi for resistance compensation of lead lines
`
`having different length.
`
`

`

`Application/Control Number: 15/864,836
`Art Unit: 2691
`
`Page 11
`
`Response to Arguments
`
`8.
`
`Applicant's arguments filed 11/05/2019 have been fully considered but they are
`
`not persuasive.
`
`9.
`
`Applicant has amended claims 1 by incorporating with limitations of original claim
`
`2. Applicant has also amended claims 15 to recite similar limitations to claim 1. Applicant
`
`further argues that the cited references do not disclose the limitations "the on-resistance
`
`value of the output transistor being set so as to become smaller as a length of the lead
`
`line electrically connected to the output transistor increases, and so as to become larger
`
`as the length of the lead line decreases” as recited in claim 1 and similarly recited in claim
`
`15.
`
`The examiner respectfully disagrees with applicant’s arguments. Li (e.g., Figs. 1-
`
`3, 7, and 11) discloses a display panel including a plurality of conducting lines connected
`
`a gate driver and corresponding gate lines. Because the lengths of the conducting lines
`
`at the upper and lower sides are longer than that at the center, the resistance of the
`
`conducting lines increases from the center toward the upper and lower sides, as shown
`
`in Figs. 1 and 5. The conducting lines as taught by Li is same as the lead lines as claimed.
`
`In order to compensate the resistance difference between the conducting lines, Li
`
`discloses a resistance compensation circuit (e.g., circuit 303 in Fig. 3). The on-resistance
`
`value of the compensation circuit CCn is set to be smaller for the conducting lines at the
`
`upper and lower sides and is set to be become larger the conducting lines at the center
`
`(Table 2).
`
`In another word, Li discloses the on-resistance value of the compensation
`
`circuit CCn is set to be smaller as a length of the conducting line increases and is set to
`
`be become larger as the length of the lead line decreases (Table 2). Therefore, Li
`
`

`

`Application/Control Number: 15/864,836
`Art Unit: 2691
`
`Page 12
`
`discloses a driving circuit that solves the same problem that the claimed invention aims
`
`to solve.
`
`The difference between Li and the claimed invention is that Li discloses the
`
`resistance compensation is obtained by setting on-resistance of a switching circuit but not
`
`by setting on-resistance of a transistor. However, Horiuchi (Figs. 1-5 and 9) discloses a
`
`display panel
`
`including
`
`a plurality
`
`of conducting lines associated with different
`
`resistances, e.g., resistance associated with conduction lines increases from stages S1
`
`and S2n to Sn. In order to compensate the resistance difference between the conducting
`
`lines, Horiuchi (Figs.
`
`1 and 3) discloses a resistance compensation circuit comprising
`
`output transistors 21 and 22, and on-resistance value of the output transistor 21 or 22 is
`
`set by setting channel width of the transistor in accordance with the resistance or delay
`
`of the conducting line connected to the output transistor ([0087]-[0093]). Because the
`
`resistance of the conducting lines increases from stages S1 and S2n to Sn, the on-
`
`resistance value of the output transistor is set to be smaller for the conducting lines at
`
`stage Sn and is set to be become larger for the conducting lines at the stages S1 and
`
`S2n ([0087]—[0093]). Both
`
`Li
`
`and Horiuchi
`
`teach driving
`
`circuits
`
`for
`
`resistance
`
`compensation,
`
`it would have been obvious to one skilled in the art at
`
`to modify or
`
`substitute the resistance compensation circuit of Li, as taught by Horiuchi, for resistance
`
`compensation of lead lines having different length and resistance, and the results of the
`
`resistance compensation are reasonably predictable.
`
`

`

`Application/Control Number: 15/864,836
`Art Unit: 2691
`
`Page 13
`
`Conclusion
`
`THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded
`
`of the extension of time policy as set forth in 37 CFR 1.136(a).
`
`A shortened statutory period for reply to this final action is set to expire THREE
`
`MONTHS from the mailing date of this action.
`
`In the event a first reply is filed within TWO
`
`MONTHS of the mailing date of this final action and the advisory action is not mailed until
`
`after the end of the THREE-MONTH shortened statutory period,
`
`then the shortened
`
`statutory period will expire on the date the advisory action is mailed, and any extension
`
`fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory
`
`action.
`
`In no event, however, will
`
`the statutory period for reply expire later than SIX
`
`MONTHS from the date of this final action.
`
`Inquiry
`
`Any inquiry concerning this communication or earlier communications from the
`
`examiner should be directed to YUZHEN SHEN whose telephone number is (571)272-
`
`1407. The examiner can normally be reached on Monday-Thursday 8:30am-5:00pm.
`
`If attempts to reach the examiner by telephone are unsuccessful, the examiner’s
`
`supervisor, Chanh Nguyen can be reached on 571-272—7772. The fax phone number for
`
`the organization where this application or proceeding is assigned is 571-273-8300.
`
`Information regarding the status of an application may be obtained from the Patent
`
`Application
`
`Information Retrieval
`
`(PAIR) system.
`
`Status information for published
`
`applications may be obtained from either Private PAIR or Public PAlR. Status information
`
`for unpublished applications is available through Private PAlR only. For more information
`
`

`

`Application/Control Number: 15/864,836
`Art Unit: 2691
`
`Page 14
`
`about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on
`
`accessto the Private PAIR system, contact the Electronic Business Center (EBC) at 866-
`
`217-9197 (toll-free).
`
`If you would like assistance from a USPTO Customer Service
`
`Representative or access to the automated information system, call 800-786-9199 (IN
`
`USA OR CANADA) or 571-272-1000.
`
`/YUZHEN SHEN/
`
`Primary Examiner, Art Unit 2691
`
`

This document is available on Docket Alarm but you must sign up to view it.


Or .

Accessing this document will incur an additional charge of $.

After purchase, you can access this document again without charge.

Accept $ Charge
throbber

Still Working On It

This document is taking longer than usual to download. This can happen if we need to contact the court directly to obtain the document and their servers are running slowly.

Give it another minute or two to complete, and then try the refresh button.

throbber

A few More Minutes ... Still Working

It can take up to 5 minutes for us to download a document if the court servers are running slowly.

Thank you for your continued patience.

This document could not be displayed.

We could not find this document within its docket. Please go back to the docket page and check the link. If that does not work, go back to the docket and refresh it to pull the newest information.

Your account does not support viewing this document.

You need a Paid Account to view this document. Click here to change your account type.

Your account does not support viewing this document.

Set your membership status to view this document.

With a Docket Alarm membership, you'll get a whole lot more, including:

  • Up-to-date information for this case.
  • Email alerts whenever there is an update.
  • Full text search for other cases.
  • Get email alerts whenever a new case matches your search.

Become a Member

One Moment Please

The filing “” is large (MB) and is being downloaded.

Please refresh this page in a few minutes to see if the filing has been downloaded. The filing will also be emailed to you when the download completes.

Your document is on its way!

If you do not receive the document in five minutes, contact support at support@docketalarm.com.

Sealed Document

We are unable to display this document, it may be under a court ordered seal.

If you have proper credentials to access the file, you may proceed directly to the court's system using your government issued username and password.


Access Government Site

We are redirecting you
to a mobile optimized page.





Document Unreadable or Corrupt

Refresh this Document
Go to the Docket

We are unable to display this document.

Refresh this Document
Go to the Docket