`
`
`(19) United States
`
`
`
`
`
`
`
`
`(12) Patent Application Publication (10) Pub. No.: US 2006/0232533 A1
`
`
`
`
`
`
`
`
`
` Mi azawa (43) Pub. Date: Oct. 19 2006
`9
`
`
`US 20060232533A1
`
`
`
`
`
`
`
`(54) DISPLAY DEVICE EMPLOYING
`TIME-DIVISION-MULTIPLEXED DRIVING
`
`
`
`
`0F DRIVER CIRCUITS
`
`
`
`(30)
`
`
`
`
`
`
`Foreign Application Priority Data
`
`
`
`
`
`Dec. 11, 2001
`
`
`
`
`(JP) ...................................... 2001-376587
`
`
`
`
`
`(75)
`
`
`
`
`
`
`
`
`
`Inventor: Toshio Miyazawa, Chiba (JP)
`
`
`Correspondence Address:
`
`
`
`REED SMITH LLP
`
`
`
`
`
`3110 FAIRVIEW PARK DRIVE, SUITE 1400
`
`
`
`
`FALLS CHURCH, VA 22042 (US)
`
`
`
`
`(73) Assignee: Renesas Technology Corp.
`
`
`
`
`A 1. N .:
`
`
`0
`pp
`
`
`Filed:
`
`
`Publication Classification
`
`
`
`
`
`(51)
`
`
`
`Int. Cl.
`
`
`
`(2006.01)
`G09G 3/36
`
`
`
`
`(52) US. Cl.
`................................................................ 345/88
`
`
`
`
`
`
`
`ABSTRACT
`(57)
`lural
`anel havin
`device includes a dis la
`A dis la
`
`
`
`
`
`
`
`
`
`
`
`g P
`P Y P
`P Y
`
`
`
`
`
`
`
`
`
`pixels each provided with a thin film transistor and arranged
`
`
`
`
`
`
`
`
`
`in a matrix configuration in its display area, and a drain
`
`
`
`
`
`
`
`
`
`driver for supplying video signals to the plural pixels. The
`
`
`
`
`
`
`
`
`drain driver supplies video signals to the plural pixels in a
`
`
`
`
`
`
`time-division-multiplex fashion based upon the kind of the
`
`
`
`
`
`
`
`video signals to be displayed, or based upon the location of
`
`
`
`
`
`
`
`plural display blocks forming the display area.
`
`
`
`21
`
`)
`(
`(22)
`
`
`
`11/453 040
`
`’
`
`
`Jun. 15, 2006
`
`
`
`
`Related US. Application Data
`
`
`
`
`
`
`(62) Division of application No. 10/308,002, filed on Dec.
`
`
`
`
`
`
`3, 2002, now Pat. No. 7,088,350.
`
`
`
`PNL
`
`DPA
`
`
`
`
`
`
`
`
`
`Page 1 of 36
`
`Tianma Exhibit 1008
`
`Page 1 of 36
`
`Tianma Exhibit 1008
`
`
`
`
`
`
`
`
`
`
`
`Patent Application Publication Oct. 19, 2006 Sheet 1 0f 17
`
`
`
`US 2006/0232533 A1
`
`FIG.
`
`
`1
`
`
`
`PNL
`
`
`
`DPA
`
`
`
`
`
`Page 2 of 36
`
`Page 2 of 36
`
`
`
`
`
`
`
`
`
`
`Patent Application Publication Oct. 19, 2006 Sheet 2 0f 17
`
`
`
`US 2006/0232533 A1
`
`
`FIG. 2
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`P-LTC
`
`
`
`
`
`
`
`
`
`
`
`
`
`Page 3 of 36
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`Page 3 of 36
`
`
`
`
`
`....N:O.rbc_Q..._m.o.r0
`
`..._m:m.r_m_:.mr..m.m.rm
`
`....m:m.r.mFm....,m.m.rm
`
`m-oh4-_mmgwmm:
`
`o-op4-fion_zmx<H
`
`$-05;<._.<oOmn=>
`
`Fm
`
`cm
`
`Po2.94m:
`
`<F<o0mg;
`
`cabamboo
`mwxok<4
`
`_m
`
`:m
`
`*9
`
`me
`
`
`
`mézgmNeAcmkzoo
`
`
`
`
`
`
`
`
`Patent Application Publication Oct. 19, 2006 Sheet 3 of 17
`
`
`
`US 2006/0232533 A1
`
`
`
`5:05.._+::o.c:o...._m:o.To-5.0:...F+=.O.:.G_..._m_o.ro
`cm__m....._+c..m_::m_....m:mfirtI:m_m...._F+c.m_c.mr...m_m.rm
`cm:m...._P+::m_c:m_..._m:m.r.mI5b....“F+:.m.c_m.....m_m.rm
`
`vimI
`
`T:
`
`m-_
`
`m-~
`
`o-H0mg;
`
`<P<o
`
`
`
`m..muE
`
`
`
`Page 4 of 36
`
`Page 4 of 36
`
`
`
`
`
`
`
`
`
`
`
`Patent Application Publication Oct. 19, 2006 Sheet 4 0f 17
`
`FIG. 4
`
`
`
`US 2006/0232533 A1
`
`PNL
`
`
`
`
`DPA BK1
`
`
`
`BK2
`
`
`
`BK3
`
`
`
`
`
`
`
`
`PRn§§ P
`
`.
`-----4
`
`
`
`Rn+1
`
`
`
`
`
`
`
`
`I
`
`
`
`
`¢D1 LI==I
`
`
`
`
`¢D3
`
`l O-DL2
`
`
`
`I—R
`
`
`I-G.
`
`
`I-B
`
`
`
`DL1
`
`
`
`O-DL1
`
`
`
`Page 5 of 36
`
`Page 5 of 36
`
`
`
`
`
`
`
`
`
`
`Patent Application Publication Oct. 19, 2006 Sheet 5 0f 17
`
`
`
`US 2006/0232533 A1
`
`
`FIG. 5
`
`1H
`
`_- ‘
`I-R —. R'1,R’2,---,R’n,H’n+1,---,R’2n,R’2n+1,---,R'3n
` G'1,G’2,---,G’n,G’n+1,'~,G’2n,G’2n+1,~~-,G’3n
`1,RQ,---,Fln,Rn+1,--',H2n,R2n+ ,‘--,R3n I
`G1,G2,---,Gn,Gn+1,~-,G2n,G2n+1,--~,G3n I
`B1,BZ,---,Bn,Bn+1,~-.B2n,BZn+1,~-,BBn '
`’ a R1,R2,~--,Rn,Fln+1,---,H2n,R2n+1,---,R3n
`G1,Gz,-~,Gn,Gn+1,---,G2n,G2n+1,-~,G3n .
`5
`
`
`
`
`
`
`
`
`
`B’1,B’2,-~-.B’n,B’n+1,---,B'2n,B’2n+1,---,B'3n
`
`
`
`R'1,R’2,v~-,R’n,R’n+1,-~,R’2n,R‘2n+1 ,~--,R’3n
`
`
`
`
`
`
`G’1,G’2,'--,G’n,G’n+1,---,G'2n,G'2n+1,---,G’3n
`
`
`B’1,B’2,-~-,B‘n,B'n+1,~--,B’2n,B’2n+1,--~,B’3n
`
`
`
`R1,R2,'",Rn,Rn+1,--',R2n,32"+1{”33”
`
`
`
`
`R'1,R’2,-~,R'n,R‘n+1,---,R'2n,H'2n+1,~-,R’3n
`
`G1.G2,---,Gn,Gn+1:"HGZ”IGZ”*"“63”
`
`
`
`G'1,G’2,-~,G'n,G’n+1,~-,G’2n,G’2n+1,~-,G’3n
`
`
`
`
`
`B1,32,---,Bn,en+1,---,82n.B2n+1."uB3n
`
`
`
`
`B'1,B’2,-‘-,B'n,B'n+1,-~,B’2n,B'2n+1,~-,B’3n
`
`m Rn+1,-~~,R2n
`
`H2n+1,-->,R3
`
`H‘1,---,R’n
`
`H’n+1,---,R2n’
`
`H’2n+l,~-,R3n’
`
`Gn+1,~-,G2
`Bn+1,---,B2n
`
`G'n+1,-~,(32n’
`G2n+1,~~~,G3‘-
`B2n+1;--,B3I-B'n+1,-~~,82n'
`
`G’2n+1,---.G3n’
`B'2n+1’,---,B3n’
`
`1
`
`d>02ma *1
`
`
`
`B1,BZ,---,Bn,Bn+1,---,82n,BZn+1.---,BBn
`
`
`
`
`I—G
`I—B
`
`O-DL1
`
`k
`
`f
`
`\
`
`O—DL2
`
`d>D1
`
`
`
`O—DLY
`
`
`(b1
`¢2
`
`$3
`
`Page 6 of 36
`
`Page 6 of 36
`
`
`
`
`
`
`
`
`
`
`Patent Application Publication Oct. 19, 2006 Sheet 6 0f 17
`
`FIG. 6
`
`
`
`US 2006/0232533 A1
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`\
`
`
`SRn’ SRn+1
`05 1
`
`SR3n—4
`
`4’ 2
`-—l.—I.1m1:r-._I
`¢ 3
`—_i'.l-I'J-'_'I'
`--l-I-_ 3m
`‘====== 3R2
`II--_ BR3_
`
`I I I ........................................................
`
`I I
`
`BRn
`
`(b D3
`
`
`
`
`
`
`
`
`
`
`
`
`
`d) D2
`
`
`
`
`
`
`
`
`DRV
`
`
`
`
`
`
`
`
`
`
`
`
`_
`
`Page 7 of 36
`
`Page 7 of 36
`
`
`
`
`
`
`
`
`
`
`Patent Application Publication Oct. 19, 2006 Sheet 7 0f 17
`
`
`
`US 2006/0232533 A1
`
`
`FIG. 7
`
`1H
`
`_—I-R R1,R2,---,Rn—1,Rn,---,R2n-3,R2n-2,---,R3n-5,R3n-4 -
`
`
`
`I-G
`
`G1 ,G2,---,Gn-1 ,Gn,---,G2n-3,G2n—2,---,G3h-5,G3n-4
`
`
`
`I—B
`
`
`
`B1,B2,-~,Bn—1,Bn,-~,82n-3,B2n-2,-.~,83n-5,BBn~4
`
`
`
`
`
`
`
`0-DL1
`
`O‘DL2
`
`Page 8 of 36
`
`G1,G2
`
`Gn—1,Gn
`
`G2n—3,G2n—2
`
`GBn—5,G3n—4
`
`[ R1,R2,---,Rn—1,Rn,---,R2n—3,R2n—2,---,R3n—5,R3n—4
`i81,82 Bn—1,Bn
`BEn-3,BZn—2---BSn—5,BSn—4
`n R1,R2,---,Rn—1,Rn,---,R2n—3,R2n—2,---,R3n~5,R3n—4
`nG.1,G2,---,Gn—1,Gn,- G2n—3,G2n—2---G3n—5,G3n-4
`
`n. B1,BZ,~-,Bn-1,Bn,---,BZn-3,82n-2,~-,BSn-5,BBn-4
`
`R(A)=R1,R2,---,Rn-1,Rn
`R(B)=Rn—1,Rn,---,R2n—3,R2n—2
`R(C)=R2n-3,R2n—2,~--,R3n—5,R3n—4
`
`Page 8 of 36
`
`
`
`
`
`
`
`
`
`
`Patent Application Publication Oct. 19, 2006 Sheet 8 0f 17
`
`
`
`US 2006/0232533 A1
`
`
`FIG. 8
`
`
`
`
`
`
`
`
`
`PNL
`3K5
`BK4
`3K3
`3K1
`DPA
`BK2
`
` ..........
`_______________________
`_____________________________
`I‘
`iI
`
`
`
`
`
`
`
`_L'-L‘-1_I_——
`
`
`_'--=fl-r-=I—r-—‘
`---‘_I_1_L—‘
`
`
`
`
`
`_|l"
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`:I
`II
`I
`1'
`I
`II
`II
`:I
`II
`II
`I-
`II
`II
`II
`II
`II
`II
`II
`II
`II
`II
`I
`'I
`II
`l'
`II
`"
`"
`I:
`l'
`I'
`I'
`I
`'I
`II
`
`II
`II
`II
`I.
`II
`II
`II
`II
`II
`'I
`II
`II
`II
`II
`II
`'I
`II
`II
`II
`II
`I-
`II
`II
`‘I
`"
`II
`"
`"
`II
`"
`"
`"
`II
`II
`I,
`
`II
`
`I
`I
`I
`I
`I
`I
`I
`I
`I
`I
`I
`I
`I
`I
`I
`I
`I
`I
`I
`I
`I
`I
`I
`I
`I
`I
`I
`I
`I
`I
`I
`I
`I
`I
`
`
`
`:
`
`I
`I
`I
`I
`I
`I
`I
`I
`
`I
`.
`I
`I
`I
`I
`I
`I
`I
`I
`I
`
`
`“in"‘I
`:1
`I.
`
`
`
`
`
`15—51
`
`
`
`
`E-_--'
`-__II_
`
`
`
`
`I—
`
`
`
`
`
`
`
`
`
`
`
`
`
`Page 9 of 36
`
`Page 9 of 36
`
`
`
`
`
`
`
`
`
`
`Patent Application Publication Oct. 19, 2006 Sheet 9 0f 17
`
`
`
`US 2006/0232533 A1
`
`
`FIG. 9
`
`OT
`
`
`
`
`
`
`DRV‘ 4:49—
`
`Hlfllfllfllflillfllifll: :HHIHHHHHHEHHE.
`
`
`
`TC (I-LTC/P-LTC)
`
`Page 10 of 36
`
`Page 10 of 36
`
`
`
`
`
`
`
`
`
`
`Patent Application Publication Oct. 19, 2006 Sheet 10 0f 17
`
`
`
`US 2006/0232533 A1
`
`
`FIG. 10
`
`
`
`
`
`
`
`Page 11 0f36
`
`Page 11 of 36
`
`
`
`E!»“Iiiii
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`Patent Application Publication Oct. 19, 2006 Sheet 11 0f 17
`
`
`
`US 2006/0232533 A1
`
`
`FIG, 11
`
`
`
`
`
`PNL
`
`
`
`
`
`
`
`
`
`
`l
`
`
`
`
`
`
`w E
` u-II
`"II
`
`
` E! II
`
`
`
`Page 12 of 36
`
`Page 12 of 36
`
`
`
`
`
`
`
`
`
`
`Patent Application Publication Oct. 19, 2006 Sheet 12 0f 17
`
`
`
`FIG. 12
`
`
`
`US 2006/0232533 A1
`
`
`
`t0
`
`t1
`
`t2
`
`t3
`
`t4
`
`t5
`
`t6
`
`t7
`
`
`
`
`
`Page 13 0f36
`
`Page 13 of 36
`
`
`
`
`
`
`
`
`
`
`Patent Application Publication Oct. 19, 2006 Sheet 13 0f 17
`
`
`
`US 2006/0232533 A1
`
`
`
`
`..3N5%3a.ENNN:NNNN-NNNNNNON.NzaNag£8,/..waZNNN
`
`
`cam,HmmRefill:
` mmmWNNmmumIIInuIIII'IIIMamiflfllIIa”"Hull-”IlllnflflM5mIllllnn
`
`
`
`III-II.—III'I‘II.EIllllI-I
`
`Nam......................................-—"/nn
`
`..3finfinnflmflmmflmmlinn
`
`
`
`gem“Emma“15%:58cmmm-N+=ww$waiéwcmmcwm
`
`
`
`
`NNoN_N+NNNN__N+__NNN_:NNoN
`
`
`..NNNNN\NgNoNN:NNmN.
`
`
`
`NEE328m“+62:5:_+NE_
`
`Nvam.“GE
`
`
`
`Page 14 of 36
`
`
`
`
`
`
`
`Page 14 of 36
`
`
`
`
`
`
`
`
`
`
`
`
`Patent Application Publication Oct. 19, 2006 Sheet 14 0f 17
`
`
`
`US 2006/0232533 A1
`
`
`
`
`
`
`
`
`
`14
`
`FIG.
`
`
`
`I-R
`
`
`
`I—G
`
`
`
`I—B
`
`Page 15 0f36
`
`Page 15 of 36
`
`
`
`
`
`
`
`
`
`
`Patent Application Publication Oct. 19, 2006 Sheet 15 of 17
`
`
`
`US 2006/0232533 A1
`
`
`FIG. 15
`
`
`
`
`
`DRV
`
`
`
`Vref
`
`
`
`'
`
`PLS
`
`PLS
`
`
`
`
`
`I-LTC
`
`
`IIIlllIllllIIIIIIIIIIllIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
`
`
`IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
`
`
`DAC
`
`
`
`P-LTC
`
`Page 16 of 36
`
`Page 16 of 36
`
`
`
`
`
`
`
`
`
`
`Patent Application Publication Oct. 19, 2006 Sheet 16 0f 17
`
`
`
`US 2006/0232533 A1
`
`
`FIG. 16
`
`
`
`
`
`DPA
`LCP
`
`
`
`
`PXR PXG PXB
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`VSR
`
`
`
`“r .. Y.‘E’EE?.'E"U/ m,
`
`
`
`.................. U
`
`Page 17 of 36
`
`Page 17 of 36
`
`
`
`
`
`
`
`
`
`
`Patent Application Publication Oct. 19, 2006 Sheet 17 of 17
`
`
`
`US 2006/0232533 A1
`
`
`
`17
`
`FIG.
`
`
`
`I—R
`
`1-6
`
`1-3
`
`01
`
`O2
`
`03
`
`$1
`
`$2
`
`
`$3
`
`
`Page 18 of 36
`
`Page 18 of 36
`
`
`
`
`
`US 2006/0232533 A1
`
`
`
`Oct. 19, 2006
`
`
`
`DISPLAY DEVICE EMPLOYING
`
`
`
`TIME-DIVISION-MULTIPLEXED DRIVING 0F
`
`
`DRIVER CIRCUITS
`
`
`
`CROSS-REFERENCE TO RELATED
`
`APPLICATION
`
`
`
`
`
`
`
`
`
`
`[0001] This application is a Divisional application of US.
`
`
`
`
`
`
`
`
`application Ser. No. 10/308,002 filed Dec. 3, 2002. The
`
`
`
`
`
`
`
`present application claims priority from U.S. application
`
`
`
`
`
`
`
`
`
`Ser. No. 10/308,002 filed Dec. 3, 2002, which claims
`
`
`
`
`
`
`
`priority from Japanese application 2001-376587 filed on
`
`
`
`
`
`
`
`
`Dec. 11, 2001, the content of which is hereby incorporated
`
`
`
`
`
`by reference into this application.
`
`BACKGROUND OF THE INVENTION
`
`
`
`
`
`
`
`
`
`
`
`[0002] The present invention relates to a display device
`
`
`
`
`
`
`
`
`using thin film transistors. Among display devices having
`
`
`
`
`
`
`
`
`pixels provided with a thin film transistor and arranged in a
`
`
`
`
`
`
`
`
`matrix configuration, there are liquid crystal display devices
`
`
`
`
`
`
`
`
`using liquid crystal, and display devices of the EL type using
`electroluminescence.
`
`
`
`
`
`
`
`
`
`[0003] FIG. 16 shows a first conventional liquid crystal
`
`
`
`
`
`
`
`
`
`display device using thin film transistors. In this liquid
`
`
`
`
`
`
`
`
`crystal display device, thin film transistors are arranged in an
`
`
`
`
`
`
`
`
`array on one of two opposing transparent glass substrates
`
`
`
`
`
`
`
`(not shown), and a transparent counter electrode is disposed
`
`
`
`
`
`
`
`
`on the other of the two opposing transparent glass substrate.
`
`
`
`
`
`
`
`
`The liquid crystal display device needs polarizers and a
`
`
`
`
`
`
`
`
`backlight as its constituent parts in addition to a display
`
`
`
`
`
`
`
`panel formed of the two opposing transparent substrates, but
`
`
`
`
`
`
`
`
`
`those constituent parts are not directly related to the present
`
`
`
`
`
`
`
`invention, and therefore in the subsequent explanation, the
`one of the two substrates formed with the thin film transis-
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`tors is referred to as the display panel.
`
`
`
`
`
`
`
`[0004]
`In FIG. 16, fabricated on the display panel LCP are
`
`
`
`
`
`
`
`a plurality of scanning lines GL extending horizontally and
`
`
`
`
`
`
`
`
`a plurality of drain lines DL extending vertically. Thin film
`transistors TFT are fabricated in the vicinities of intersec-
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`tions of the scanning lines GL and the drain lines DL. A gate
`of each of the thin film transistors is connected to a corre-
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`sponding one of the scanning lines GL, and one of a drain
`and a source of each of the thin film transistors is connected
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`to a corresponding one of the drain lines DL, and the other
`
`
`
`
`
`
`
`
`of the drain and the source is connected to a pixel electrode.
`
`
`
`
`
`
`
`
`
`
`A plurality of pixels each having the thin film transistor TFT
`
`
`
`
`
`
`
`
`and the pixel electrode are arranged in a matrix configura-
`
`
`
`
`
`
`
`
`
`tion on the crystal display panel LCP. Shown in FIG. 16 are
`
`
`
`
`
`
`
`pixels PXR for displaying red images, pixels PXG for
`
`
`
`
`
`
`
`
`displaying green images, and pixels PXB for displaying blue
`
`
`
`
`
`
`
`images coupled to respective scanning lines GL, among the
`
`
`
`
`
`
`
`pixels arranged in the matrix configuration. A trio of the
`
`
`
`
`
`
`
`
`pixel PXR, the pixel PXG and the pixel PXB forms a picture
`
`
`
`
`
`
`
`
`dot. In an actual display area DPA, the trios are formed in a
`
`
`repeating configuration.
`
`
`
`
`
`
`
`[0005]
`In operation of displaying, video signals supplied
`
`
`
`
`
`
`
`
`
`to the drain lines DL are applied to the pixel electrodes by
`
`
`
`
`
`
`
`
`
`selecting one of the scanning lines GL, and thereby turning
`on the thin film transistors TFT connected to the selected
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`scanning line GL. As a result, a liquid crystal composition
`
`
`
`
`
`
`
`
`sandwiched between the pixel electrodes and the counter
`
`
`
`
`
`
`
`electrode is driven, and thereby light transmission between
`
`Page 19 of 36
`
`
`
`
`
`
`
`
`
`
`the pixel electrodes and the counter electrode is controlled,
`
`
`
`
`and consequently, a display is produced.
`
`
`
`
`
`
`
`
`
`[0006] The scanning lines GL extends outside of the
`
`
`
`
`
`
`
`
`display area DPA formed with the pixels arranged in a
`
`
`
`
`
`
`
`
`matrix configuration, and are coupled to gate drivers VSR
`
`
`
`
`
`
`
`
`outside of the left and right sides of the display area DPA.
`
`
`
`
`
`
`
`
`The drain lines DL also extend outside of the display area
`
`
`
`
`
`
`
`
`
`DPA. In this liquid crystal display device, the drain lines DL
`
`
`
`
`
`
`
`
`
`coupled to pixels for displaying red, green, and blue images
`
`
`
`
`
`
`
`are connected to one terminal of switches SWR, SWG, and
`
`
`
`
`
`
`
`SWB, respectively. The other terminals of the three switches
`
`
`
`
`
`
`
`SWR, SWG, and SWB connected to the drain lines DL for
`
`
`
`
`
`
`
`
`
`
`
`a red (R) signal, a green (G) signal and a blue (B) signal,
`
`
`
`
`
`
`
`respectively, are connected together and connected to one of
`
`
`
`
`
`
`
`
`video signal input terminals VIDEOIN formed on the dis-
`
`
`
`play panel LCP.
`
`
`
`
`
`
`
`
`
`[0007] The switches SWR associated with the pixels PXR
`
`
`
`
`
`
`
`
`
`for displaying red images are controlled by a signal (1)1, the
`
`
`
`
`
`
`
`
`switches SWG associated with the pixels PXG for display-
`
`
`
`
`
`
`
`
`
`
`ing green images are controlled by a signal (1)2, and the
`
`
`
`
`
`
`
`
`switches SWB associated with the pixels PXB for displaying
`
`
`
`
`
`
`
`
`
`
`blue images are controlled by a signal (1)3. All the drain lines
`
`
`
`
`
`
`
`
`
`DL coupled to the pixels PXR for displaying red in the
`
`
`
`
`
`
`
`display area DPA are coupled to corresponding ones of the
`
`
`
`
`
`
`
`video signal input terminals VIDEOIN via the respective
`
`
`
`
`
`
`
`
`
`switches SWR controlled by the signal (1)1, all the drain lines
`
`
`
`
`
`
`
`
`DL coupled to the pixels PXG for displaying green in the
`
`
`
`
`
`
`
`display area DPA are coupled to corresponding ones of the
`
`
`
`
`
`
`
`video signal input terminals VIDEOIN via the respective
`
`
`
`
`
`
`
`
`
`switches SWG controlled by the signal (1)2, and all the drain
`
`
`
`
`
`
`
`
`lines DL coupled to the pixels PXB for displaying blue in the
`
`
`
`
`
`
`
`display area DPA are coupled to corresponding ones of the
`
`
`
`
`
`
`
`video signal input terminals VIDEOIN via the respective
`
`
`
`
`
`
`
`
`
`switches SWB controlled by the signal (1)3. In other words,
`
`
`
`
`
`
`
`
`each of the video signal
`input
`terminals VIDEOIN is
`
`
`
`
`
`
`
`
`
`coupled to the three drain lines DL coupled to the three
`
`
`
`
`
`
`
`
`
`
`pixels for displaying red (R) signals, green (G) signals and
`
`
`
`
`
`
`
`
`
`
`blue (B) signals via the three switches SWR, SWG, SWB
`
`
`
`
`
`
`
`
`
`controlled by the three signals (1)1,
`(1)2 and (1)3, respectively.
`
`
`
`
`
`
`
`
`[0008] The video signal input terminals VIDEOIN formed
`
`
`
`
`
`
`
`on the display panel LCP are connected to terminals of tape
`
`
`
`
`
`
`
`
`
`carrier packages TCP1, TCP2 and TCP3, and are connected
`
`
`
`
`
`
`
`
`to drain drivers DRV1, DRV2 and DRV3 (numerical suffixes
`
`
`
`
`
`
`
`
`
`.
`1, 2, 3,
`.
`. will be sometimes hereinafter dropped where
`
`
`
`
`
`
`
`
`confusion can hardly arise) mounted on the tape carrier
`
`
`
`
`
`
`
`
`
`packages TCP1, TCP2 and TCP3 via wiring thereon. In
`
`
`
`
`
`
`
`
`FIG. 16, the video signal input terminals VIDEOIN and the
`
`
`
`
`
`
`terminals of the terminals of the tape carrier packages TCP1,
`
`
`
`
`
`
`
`
`
`
`TCP2 and TCP3 are separated from each other, but
`in
`
`
`
`
`
`
`
`practice they are connected to each other as by anisotropic
`
`
`
`
`
`
`
`
`
`conductive sheets. The three signals (1)1,
`(1)2 and (1)3 for
`
`
`
`
`
`
`
`controlling the switches SWR, SWG and SWB formed on
`
`
`
`
`
`
`
`
`the display panel LCP are supplied from an external control
`
`
`
`
`
`
`
`circuit TCON external to the display panel LCP.
`
`
`
`
`
`
`
`[0009] FIG. 15 shows an internal structure of the drain
`
`
`
`
`
`
`
`
`
`driver DRV. The drain driver includes an input latch I-LTC
`
`
`
`
`
`
`
`
`
`for holding video data in digital form supplied from an
`
`
`
`
`
`
`
`
`
`external circuit, an output latch P-LTC for receiving the
`
`
`
`
`
`
`
`
`
`
`video data from the input latch I-LTC, and digital-to analog
`
`
`
`
`
`
`
`
`converters DAC for converting the video data held in the
`
`
`
`
`
`
`
`
`
`output latch P-LTC into analog signals for the purpose of
`
`
`
`
`
`
`
`
`supplying video signals to the video signal input terminals
`
`
`
`
`
`VIDEOIN of the display panel LCP.
`
`Page 19 of 36
`
`
`
`
`
`US 2006/0232533 A1
`
`
`
`Oct. 19, 2006
`
`
`
`
`
`
`
`
`
`
`
`[0010]
`In this display device explained above, during a
`
`
`
`
`
`
`
`
`period when a given one of the scanning lines GL is selected,
`
`
`
`
`
`
`
`
`
`first a first kind of video signals supplied from the drain
`
`
`
`
`
`
`
`
`
`drivers DRV1, DRV2, DRV3 are written into the red-
`
`
`
`
`
`
`
`
`displaying pixels PXR via the switches SWR by turning the
`
`
`
`
`
`
`
`
`
`
`signal (1)1 into an ON state, then during the same period when
`
`
`
`
`
`
`
`the given one of the scanning lines GL is selected, a second
`
`
`
`
`
`
`
`
`
`kind of video signals supplied from the drain drivers DRV1,
`
`
`
`
`
`
`
`DRV2, DRV3 are written into the green-displaying pixels
`
`
`
`
`
`
`
`
`
`PXG via the switches SWG by turning the signal (1)2 into an
`
`
`
`
`
`
`
`
`
`
`ON state, and then during the same period when the given
`
`
`
`
`
`
`
`one of the scanning lines GL is selected, a third kind of video
`
`
`
`
`
`
`
`
`
`signals supplied from the drain drivers DRV1, DRV2, DRV3
`
`
`
`
`
`
`
`
`are written into the blue-displaying pixels PXB via the
`
`
`
`
`
`
`
`
`
`switches SWB by turning the signal (1)3 into an ON state. In
`
`
`
`
`
`
`
`
`
`other words, during a period when a given one of the
`
`
`
`
`
`
`
`
`scanning lines GL is selected, the drain drivers DRV output
`
`
`
`
`
`
`
`
`video signals for the red-displaying pixels PXR, video
`
`
`
`
`
`
`
`
`signals for the green-displaying pixels PXG, and video
`
`
`
`
`
`
`
`signals for the blue-displaying pixels PXB sequentially, in a
`
`
`
`
`time-division-multiplexed
`fashion. This
`configuration
`
`
`
`
`
`
`
`makes it possible to reduce the number of the drain drivers
`
`
`
`
`
`
`
`DRV to one third of the number of drain drivers required in
`
`
`
`
`a conventional display device.
`
`
`
`
`
`
`
`[0011] FIG. 13 shows a second conventional liquid crystal
`
`
`
`
`
`
`
`
`display device. This liquid crystal display device also
`
`
`
`
`
`
`
`includes a plurality of scanning lines GL, a plurality of drain
`
`
`
`
`
`
`
`
`
`lines DL, and a plurality of pixels each provided with a thin
`
`
`
`
`
`
`
`
`
`film transistor and a pixel electrode, and the scanning lines
`
`
`
`
`
`
`
`
`GL are connected to two gate drivers VSR. This second
`
`
`
`
`
`
`
`
`conventional liquid crystal display device differs from the
`
`
`
`
`
`
`above-explained first conventional
`liquid crystal display
`
`
`
`
`
`
`
`
`device in that the display area LCP of the second conven-
`
`
`
`
`
`
`
`
`tional liquid crystal display device is divided into a plurality
`
`
`
`of display blocks.
`
`
`
`
`
`
`
`
`[0012]
`In the second conventional liquid crystal display
`
`
`
`
`
`
`
`
`device, each of the display blocks has a plurality of drain
`
`
`
`
`
`
`
`lines DL, each of which is connected to one terminal of a
`
`
`
`
`
`
`corresponding one of a plurality of switches outside of the
`
`
`
`
`
`
`
`
`display area DPA. The other terminal of each of the switches
`
`
`
`
`
`
`is connected to a corresponding one of a plurality of drain
`bus conductors. The switches connected to the drain lines
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`DL in the same display block are controlled by a common
`
`signal.
`
`
`
`
`
`
`
`In the second conventional liquid crystal display
`[0013]
`
`
`
`
`
`
`
`
`device, the display area DPA is divided into three display
`
`
`
`
`
`
`
`blocks BK1, BK2 and BK3, in each of which 11 picture dots
`
`
`
`
`
`
`
`are coupled to each of the scanning lines GL.
`
`
`
`
`
`
`
`
`
`[0014]
`In a first display block BK1 shown in FIG. 13,
`
`
`
`
`
`
`
`
`
`
`there are red-displaying pixels PR1, PR2,
`.
`.
`, PRn,
`.
`
`
`
`
`
`
`
`
`
`
`green-displaying pixels PG1, PG2,
`.
`, PGn, and blue-
`.
`.
`
`
`
`
`
`
`
`
`
`
`
`displaying pixels PB1, PB2,
`.
`, PBn, all of which are
`.
`.
`
`
`
`
`
`
`
`
`
`coupled to the same one of the scanning lines GL. The drain
`
`
`
`
`
`
`
`
`lines DL coupled to the red-displaying pixels, the green-
`
`
`
`
`
`
`
`
`displaying pixels, and the blue-displaying pixels are coupled
`
`
`
`
`
`
`
`
`
`to bus conductors BR1, BR2, BRn, bus conductors BG1,
`
`
`
`
`
`
`
`
`
`
`BG2, .
`, BGn, and bus conductors BB1, BB2, .
`, BBn,
`.
`.
`.
`.
`
`
`
`
`
`
`
`
`
`
`.
`.
`of a drain bus, via switching elements SR1, SR2, .
`, SRn,
`
`
`
`
`
`
`
`
`
`
`switching elements SG1, SG2,
`, SGn, and switching
`.
`.
`.
`
`
`
`
`
`
`
`
`elements SB1, SB2, .
`, SBn, respectively, outside of the
`.
`.
`
`
`
`display area DPA.
`
`
`
`
`
`
`
`
`[0015]
`In a second display block BK2 shown in FIG. 13,
`
`
`
`
`
`
`
`
`
`there are red-displaying pixels PRn+l, PRn+2, .
`.
`.
`, PR2n,
`
`
`
`
`
`
`
`
`Page 20 of 36
`
`.
`
`
`
`
`
`
`
`
`
`
`
`
`.
`.
`, PG2n, and
`green-displaying pixels PGn+l, PGn+2,
`.
`
`
`
`
`
`
`
`
`
`.
`, PB2n, all of
`blue-displaying pixels PBn+l, PBn+2,
`.
`.
`
`
`
`
`
`
`
`
`which are coupled to the same one of the scanning lines GL
`
`
`
`
`
`
`
`
`
`
`as in the first display block BK1. The drain lines DL coupled
`
`
`
`
`
`
`
`
`to the red-displaying pixels, the green-displaying pixels, and
`
`
`
`
`
`
`
`
`the blue-displaying pixels are coupled to the bus conductors
`
`
`
`
`
`
`
`
`
`.
`BR1, BR2, .
`, BRn, the bus conductors BG1, BG2, .
`.
`.
`,
`.
`
`
`
`
`
`
`
`
`
`.
`.
`BGn, and the bus conductors BB1, BB2, .
`, BBn, of the
`
`
`
`
`
`
`
`
`
`
`drain bus, via switching elements SRn+l, SRn+2,
`.
`.
`.
`,
`
`
`
`
`
`
`
`
`SR2n, switching elements SGn+l, SGn+2, .
`.
`, SG2n, and
`.
`
`
`
`
`
`
`
`switching elements SBn+l, SBn+2, .
`, SB2n, respectively,
`.
`.
`
`
`
`
`outside of the display area DPA.
`
`
`
`
`
`
`
`
`
`[0016]
`In a third display block BK3 shown in FIG. 13,
`
`
`
`
`
`
`
`
`there are red-displaying pixels PR2n+l, PR2n+2, .
`.
`, PR3n,
`.
`
`
`
`
`
`
`
`.
`green-displaying pixels PG2n+l, PG2n+2, .
`, PG3n, and
`.
`
`
`
`
`
`
`blue-displaying pixels PB2n+l, PB2n+2, .
`.
`.
`, PB3n, all of
`
`
`
`
`
`
`
`
`which are coupled to the same one of the scanning lines GL
`
`
`
`
`
`
`
`
`
`
`as in the first display block BK1. The drain lines DL coupled
`
`
`
`
`
`
`
`
`to the red-displaying pixels, the green-displaying pixels, and
`
`
`
`
`
`
`
`
`the blue-displaying pixels are coupled to the bus conductors
`
`
`
`
`
`
`
`
`
`.
`BR1, BR2, .
`, BRn, the bus conductors BG1, BG2, .
`.
`.
`,
`.
`
`
`
`
`
`
`
`
`
`.
`.
`BGn, and the bus conductors BB1, BB2, .
`, BBn, of the
`
`
`
`
`
`
`
`
`
`drain bus, via switching elements SR2n+l, SR2n+2,
`.
`.
`.
`,
`
`
`
`
`
`
`
`
`
`SR3n, switching elements SG2n+l, SG2n+2,
`, SG3n,
`.
`.
`.
`
`
`
`
`
`
`
`
`and switching elements SB2n+l, SB2n+2,
`.
`.
`, SB3n,
`
`
`
`
`
`respectively, outside of the display area DPA.
`
`
`
`
`
`
`
`
`
`[0017] As explained above, since there are 11 bus conduc-
`
`
`
`
`
`
`
`
`
`
`tors for red signals, 11 bus conductors for green signals, and
`
`
`
`
`
`
`
`
`
`11 bus conductors for blue signals, a total of 3n bus conduc-
`
`
`
`
`
`
`
`
`
`
`tors are formed outside of the display area DPA. The
`
`
`
`
`
`
`
`respective bus conductors of the drain bus are connected to
`
`
`
`
`
`
`corresponding ones of output terminals of the drain drivers.
`
`
`
`
`
`
`
`[0018] On-or-olf control of the plural switches SR1, SG1,
`
`
`
`
`
`
`
`
`
`
`SB1, SR2, SG2, SB2, .
`, SRn, SGn, SBn coupled between
`.
`.
`
`
`
`
`
`
`
`
`
`
`
`the drain lines in the first display block BK1 and the drain
`
`
`
`
`
`
`
`bus is performed by a signal (1)1, on—or-olf control of the
`
`
`
`
`
`
`
`plural switches SRn+l, SGn+l, SBn+l, SRn+2, SGn+2,
`
`
`
`
`
`
`
`
`
`SBn+2, .
`, SR2n, SG2n, SB2n coupled between the drain
`.
`.
`
`
`
`
`
`
`
`
`
`
`
`lines in the second display block BK2 and the drain bus is
`
`
`
`
`
`
`
`performed by a signal (1)2, and on-or-olf control of the plural
`
`
`
`
`
`
`switches SR2n+l, SG2n+l, SB2n+l, SR2n+2, SG2n+2,
`
`
`
`
`
`
`
`
`.
`SB2n+2, .
`, SR3n, SG3n, SB3n coupled between the drain
`.
`
`
`
`
`
`
`
`
`
`
`
`lines in the third display block BK3 and the drain bus is
`
`
`
`
`
`
`
`
`
`performed by a signal (1)3. The signals (1)1,
`(1)2 and (1)3 are
`
`
`
`
`
`
`
`
`supplied by an external control circuit TCON. The drain
`
`
`
`
`
`
`
`lines DL in each of the display blocks, the switches coupled
`
`
`
`
`
`
`
`
`
`
`between the drain lines DL and the drain bus, the drain bus
`
`
`
`
`
`
`
`
`
`conductors, and the output terminals of the drain drivers
`
`
`
`
`
`
`
`
`DRV are equal in number. The display blocks BK1, BK2, .
`
`
`
`
`
`
`
`
`
`
`
`
`. and the control signals (1)1, (1)2,
`. are equal in number.
`.
`.
`.
`
`
`
`
`
`
`
`
`[0019]
`In this liquid crystal display device explained
`
`
`
`
`
`
`
`
`above, during a period when a given one of the scanning
`
`
`
`
`
`
`
`lines GL is selected, initially a first group of video signals
`
`
`
`
`
`
`
`
`
`
`supplied from the drain driver DRV to the drain bus are
`
`
`
`
`
`
`
`
`
`
`written into pixels of the first display block BK1 via the
`
`
`
`
`
`
`
`
`
`
`switches SR1, SG1, SB1, SR2, SG2, SB2, .
`.
`, SRn, SGn,
`.
`
`
`
`
`
`
`
`
`
`SBn coupled to the drain lines DL in the first display block
`
`
`
`
`
`
`
`
`
`BK1 by turning the signal (1)1 into an ON state, then, during
`
`
`
`
`
`
`
`
`the period when the given one of the scanning lines GL is
`
`
`
`
`
`
`
`
`selected, a second group of video signals supplied from the
`
`
`
`
`
`
`
`
`
`
`drain driver DRV to the drain bus are written into pixels of
`
`
`
`
`
`
`
`
`the second display block BK2 via the switches SRn+l,
`
`Page 20 of 36
`
`
`
`
`
`US 2006/0232533 A1
`
`
`
`Oct. 19, 2006
`
`
`
`
`
`
`
`
`
`
`
`.
`.
`, SR2n, SG2n,
`SGn+l, SBn+l, SRn+2, SGn+2, SBn+2, .
`
`
`
`
`
`
`
`
`
`SB2n coupled to the drain lines DL in the second display
`
`
`
`
`
`
`
`
`
`block BK2 by turning the signal (b2 into an ON state, and
`
`
`
`
`
`
`
`
`then, during the period when the given one of the scanning
`
`
`
`
`
`
`
`lines GL is selected, a third group of Video signals supplied
`from the drain driver DRV to the drain bus are written into
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`pixels of the third display block BK3 Via the switches
`
`
`
`
`
`
`SR2n+l, SG2n+l, SB2n+l, SR2n+2, SG2n+2, SB2n+2, .
`.
`
`
`
`
`
`
`
`
`
`
`
`, SR3n, SG3n, SB3n coupled to the drain lines DL in the
`.
`
`
`
`
`
`
`
`
`
`third display block BK3 by turning the signal (b3 into an ON
`
`
`
`
`
`
`
`
`
`state. In this liquid crystal display device, during a period
`
`
`
`
`
`
`
`
`when a given one of the scanning lines GL is selected, the
`
`
`
`
`
`
`
`
`
`drain driver DRV outputs the a first group of video signals
`
`
`
`
`
`
`
`
`
`for the first display block BK1, a second group of video
`
`
`
`
`
`
`
`
`
`
`signals for the second display group BK2, and a third group
`
`
`
`
`
`
`
`
`
`
`of video signals for the third display block BK3 sequentially,
`
`
`
`
`
`in a time-division-multiplexed fashion. This configuration
`
`
`
`
`
`
`
`makes it possible to reduce the number of the drain drivers
`
`
`
`
`
`
`
`DRV to one third of the number of drain drivers required in
`
`
`
`
`a conventional display device.
`
`
`
`
`
`
`
`
`[0020]
`In the above-explained two liquid crystal display
`
`
`
`
`
`
`
`
`devices, the display area is divided into a plurality of groups,
`
`
`
`
`
`
`
`
`and during one horizontal scanning period in which one of
`
`
`
`
`
`
`
`
`
`
`the scanning lines GL, the driver writes video signals into
`
`
`
`
`
`
`pixels of respective ones of the plural groups sequentially in
`
`
`
`
`
`a time-division-multiplexed fashion. Consequently, it makes
`
`
`
`
`
`
`
`
`
`possible to drive the drain lines DL larger in number than
`
`
`
`
`
`output terminals of the drain driver DRV
`
`
`
`
`
`
`
`[0021]
`Specifically, the first conventional display device
`
`
`
`
`
`
`
`
`
`
`divides the video signal lines into three groups of a red (R)
`
`
`
`
`
`
`
`
`
`
`signal group, a green (G) signal group and a blue (B) signal
`
`
`
`
`
`
`
`
`group, and thereby its drain driver DRV is capable of driving
`
`
`
`
`
`
`
`
`drain lines DL three times as many as the number of its
`
`
`
`
`
`
`
`output terminals. The second conventional display device
`
`
`
`
`
`
`
`
`
`divides the display area DPA into three parts, and thereby its
`
`
`
`
`
`
`
`
`drain driver DRV is capable of driving drain lines DL three
`
`
`
`
`
`
`times as many as the number of its output terminals.
`
`
`
`SUMMARY OF THE INVENTION
`
`
`
`
`
`
`
`
`
`[0022] FIG. 17 is a timing chart illustrating signals such
`
`
`
`
`
`
`
`
`
`as video signal for the first conventional
`liquid crystal
`
`
`
`
`
`
`
`
`display device. The following explains problems with the
`
`
`
`
`
`
`
`first conventional liquid crystal display device by reference
`
`
`
`
`
`
`
`
`
`to FIGS. 16 and 17. Generally,
`liquid crystal display
`
`
`
`
`
`
`
`
`
`devices receive 6-bit digital data I-R for displaying 64-gray-
`
`
`
`
`
`
`
`
`
`scale red, 6-bit digital data I-G for displaying 64-gray-scale
`
`
`
`
`
`
`
`
`
`green, and 6-bit digital data I-B for displaying 64-gray-scale
`
`
`
`
`
`
`
`
`
`
`blue, in parallel, that is, 18 bits in parallel, from external
`
`
`
`equipment such as a computer.
`
`
`
`
`
`
`
`
`
`[0023]
`In FIG. 17, the video data I-R corresponding to 3n
`
`
`
`
`
`
`
`pixels associated with a given one of the scanning lines GL
`
`
`
`
`
`
`
`
`are supplied to the liquid crystal display device sequentially
`
`
`
`
`
`
`
`
`
`
`
`
`
`in the order of R1, R2,
`.
`, Rn, Rn+l, Rn+2,
`.
`, R2n,
`.
`.
`.
`.
`
`
`
`
`
`
`
`
`
`R2n+l, .
`, R3n, and the video data I-G corresponding to
`.
`.
`
`
`
`
`
`
`
`
`
`3n pixels associated with the given scanning line GL and I-B
`
`
`
`
`
`
`
`corresponding to 3n pixels associated with the given scan-
`
`
`
`
`
`
`
`
`ning line GL are supplied to the liquid crystal display device
`
`
`
`
`
`
`
`
`
`sequentially in the same manner. Here, the video data I-R,
`
`
`
`
`
`
`
`I-G and I-B corresponding to 3n pixels associated with a
`
`
`
`
`
`
`
`
`
`next one of the scanning lines GL immediately after the
`
`
`
`
`
`
`above-mentioned given scanning line GL are identified with
`
`
`
`
`
`
`
`
`
`an added prime notation C), as R'1, .
`.
`, R'3n, G'1, .
`, G'3n,
`.
`.
`.
`
`
`
`
`
`
`
`
`
`
`
`.
`.
`B'1, .
`, B'3n, respectively, and the video data I-R, I-G and
`
`
`
`
`
`
`I-B corresponding to 3n pixels associated with one of the
`
`
`
`
`
`
`
`scanning lines GL immediately after the above-mentioned
`
`
`
`
`
`
`
`next scanning line GL are identified with an added double-
`
`
`
`
`
`
`
`
`prime notation (") , as R"1, .
`, R"3n, G"1, .
`.
`, G"3n, B"1,
`.
`.
`.
`
`
`
`
`
`, B"3n, respectively.
`.
`.
`
`
`
`
`
`
`
`
`[0024]
`In the liquid crystal display device employing a
`
`
`
`
`
`
`
`
`
`
`drain driver having one input latch I-LTC system and one
`
`
`
`
`
`
`digital-to-analog converter DAC system only, it is necessary
`
`
`
`
`
`
`
`
`to incorp