`
`
`
`UNITED STATES DEPARTMENT OF COMMERCE
`United States Patent and Trademark Office
`Address: COMMISSIONER FOR PATENTS
`PO. Box 1450
`Alexandria, Virginia 2231371450
`www.uspto.gov
`
`15/453,481
`
`03/08/2017
`
`TAKENORI SAKAMOTO
`
`731156.593
`
`1344
`
`S eed IP Law Group LLP/Panas on1e
`701 Fifth Avenue, Suite 5400
`Seattle, WA 98104
`
`CHAUDRY' MUJTABA M
`
`ART UNIT
`
`2112
`
`PAPER NUMBER
`
`NOTIFICATION DATE
`
`DELIVERY MODE
`
`02/15/2019
`
`ELECTRONIC
`
`Please find below and/or attached an Office communication concerning this application or proceeding.
`
`The time period for reply, if any, is set in the attached communication.
`
`Notice of the Office communication was sent electronically on above—indicated "Notification Date" to the
`
`following e—mail address(es):
`US PTOeACtion @ SeedIP .Com
`
`pairlinkdktg @ seedip .eom
`
`PTOL-90A (Rev. 04/07)
`
`
`
`Off/09 A0170” Summary
`
`Application No.
`15/453,481
`Examiner
`MUJTABA M CHAUDRY
`
`Applicant(s)
`SAKAMOTO, TAKENORI
`Art Unit
`AIA Status
`2112
`Yes
`
`- The MAILING DA TE of this communication appears on the cover sheet wit/7 the correspondence address -
`Period for Reply
`
`A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE g MONTHS FROM THE MAILING
`DATE OF THIS COMMUNICATION.
`Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing
`date of this communication.
`|f NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
`-
`- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
`Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term
`adjustment. See 37 CFR 1.704(b).
`
`Status
`
`1). Responsive to communication(s) filed on 11/5/2018.
`[:1 A declaration(s)/affidavit(s) under 37 CFR 1.130(b) was/were filed on
`
`2a). This action is FINAL.
`
`2b) C] This action is non-final.
`
`3)[:] An election was made by the applicant in response to a restriction requirement set forth during the interview on
`; the restriction requirement and election have been incorporated into this action.
`
`4)[:] Since this application is in condition for allowance except for formal matters, prosecution as to the merits is
`closed in accordance with the practice under Expat/7e Quay/e, 1935 CD. 11, 453 O.G. 213.
`
`Disposition of Claims*
`
`5)
`
`Claim(s) fl is/are pending in the application.
`
`5a) Of the above claim(s)
`
`is/are withdrawn from consideration.
`
`E] Claim(s)
`
`is/are allowed.
`
`Claim(s) fl is/are rejected.
`
`[:1 Claim(s) _ is/are objected to.
`
`) ) ) )
`
`6 7
`
`8
`
`
`
`are subject to restriction and/or election requirement
`[j Claim(s)
`9
`* If any claims have been determined aflowabte. you may be eligible to benefit from the Patent Prosecution Highway program at a
`
`participating intellectual property office for the corresponding application. For more information, please see
`
`http://www.uspto.gov/patents/init events/pph/index.jsp or send an inquiry to PPeredback@uspto.gov.
`
`Application Papers
`10)[:] The specification is objected to by the Examiner.
`
`11)[:] The drawing(s) filed on
`
`is/are: a)D accepted or b)l:] objected to by the Examiner.
`
`Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
`Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121 (d).
`
`Priority under 35 U.S.C. § 119
`12):] Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
`Certified copies:
`
`a)D All
`
`b)I:J Some”
`
`c)C] None of the:
`
`1.[:] Certified copies of the priority documents have been received.
`
`2.[:] Certified copies of the priority documents have been received in Application No.
`
`3.[:] Copies of the certified copies of the priority documents have been received in this National Stage
`application from the International Bureau (PCT Rule 17.2(a)).
`
`** See the attached detailed Office action for a list of the certified copies not received.
`
`Attachment(s)
`
`1) C] Notice of References Cited (PTO-892)
`
`2) E] Information Disclosure Statement(s) (PTO/SB/08a and/or PTO/SB/08b)
`Paper No(s)/Mail Date_
`U.S. Patent and Trademark Office
`
`3) C] Interview Summary (PTO-413)
`Paper No(s)/Mail Date
`4) CI Other-
`
`PTOL-326 (Rev. 11-13)
`
`Office Action Summary
`
`Part of Paper No./Mai| Date 20190212
`
`
`
`Application/Control Number: 15/453,481
`Art Unit: 2112
`
`Page 2
`
`DETAILED ACTION
`
`Applicants’ response filed 11/5/2018 has been considered.
`
`—
`
`The present application, filed on or after March 16, 2013, is being examined under the
`
`first inventor to file provisions of the AIA.
`
`— Claims 1—6 are pending. Independent claims 1 and 6 currently amended.
`
`—
`
`Prior rejections are maintained.
`
`Application is pending.
`
`Applicants’ arguments filed ll/5/2018 have been fully considered but they are not persuasive.
`
`Response to Arguments
`
`The Examiner notes that the current amendments do not significantly alter the scope of
`
`the independent claims. Therefore the prior art rejections are maintained in view of remarks
`
`made herein.
`
`Applicants contend Richardson (prior art) does not teach or suggest, “. . .control circuitry,
`
`which in operation, updates an iteration number N of the decoding process for each time the
`
`turbo equalization process is performed, N being an integer equal to or greater than 1, updating
`
`the iteration number N including determining the iteration number N based on a number of times
`
`the equalization process is performed; and decoding circuitry, which in operation, receives the
`
`equalized signal and repeats the decoding process on the equalized signal by the iteration number
`
`
`
`Application/Control Number: 15/453,481
`Art Unit: 2112
`
`Page 3
`
`N or less and outputs the decoded signal to the equalization circuitry...” Emphasis reflect current
`
`amendments.
`
`The Examiner respectfully disagrees and would like to point out that the added limitation
`
`does not substantially alter the scope of the claim. In the interview Figures 5—7 of the current
`
`application were discussed. Particularly Figure 7 of the present application shows a specific
`
`relation between the number of equalizations and the number of decoding. The Examiner would
`
`to point out that the data shown in Figure 7 is not reflected in the claims. The current amendment
`
`simply states to update the iterations based on the equalization which is already taught by
`
`Richardson (i.e., Figure 4, paragraphs 0038, 0053, 0055, 0056, 0059, 0061 and 0078). The
`
`relationship between the decoder and the ISI detector (equalization) is apparent from Figure 4
`
`and related text. For example, Richardson states, “When implementing the invention in the
`
`context of a turbo equalizer or soft 181 detector, the extrinsic information fed back from the
`
`decoder to the ISI detector and/or the extrinsic information delivered to the decoder from the ISI
`
`detector should, and in some implementations is, temporarily frozen, e. g., temporarily not
`
`updated immediately after the reinitialization. After several message passing iterations following
`
`the reinitialization and freezing operation, the feedback information from the decoder is once
`
`again supplied to the ISI detector (i.e., updated) and/or the extrinsic information feed back to the
`
`decoder from the ISI detector is once again enabled.” Therefore Richardson teaches to update the
`
`iterations for the decoding based on the equalizations. The Examiner would like to point out that
`
`these processes are linked in iterative decoding system of Richardson.
`
`
`
`Application/Control Number: 15/453,481
`Art Unit: 2112
`
`Richardson teaches:
`
`Page 4
`
`“. .
`
`. equalization circuitry, which in operation, performs equalization process on
`
`the input signal and a decoding signal (i.e., Figure 4, below 181 detector and paragraph
`
`0053; The Examiner would like to point out that Richardson teaches the ISI detector is
`
`functionally equivalent to the equalization circuitry and it receives two inputs—namely
`
`the external input signal 412 and the decoding signal 420);
`
`control circuitry, which in operation, updates an iteration number N of the
`
`decoding process for each time the turbo equalization process is performed (i.e., Figure 4,
`
`counter 406 and paragraphs 0054—0056; The Examiner would like to point out that
`
`counter 406 updates each time the turbo equalization process is performed and in the
`
`event the decoding iteration is successful, the data is output at 430), N being an integer
`
`equal to or greater than 1 (This is inherently true in an iterative decoding scheme),
`
`updating the iteration number N including determining the iteration number N based on a
`
`number of times the equalization process is performed (i.e., Figure 4 and paragraph 0053—
`
`0078); and decoding circuitry, which in operation, receives the equalized signal and
`
`repeats the decoding process on the equalized signal by the iteration number N or less
`
`and outputs the decoded signal to the equalization circuitry (i.e., Figure 4, paragraphs
`
`0038, 0053, 0055, 0056, 0059, 0061 and 0078); and
`
`decoding circuitry, which in operation, repeats the decoding process on the
`
`equalized signal by the iteration number N or less and outputs the decoded signal to the
`
`equalization circuitry (i.e., Figure 4, decoder 404 and paragraph 0055; The Examiner
`
`would like to point out that there are two loops in the iterative decoding process
`
`described by Richardson—namely the inner decoding loop and the outer decoding
`
`
`
`Application/Control Number: 15/453,481
`Art Unit: 2112
`
`Page 5
`
`communication loop. The inner decoding loop is related to the decoding circuitry which
`
`repeats the decoding process on the equalized signal that is received by the ISI detector
`
`and then recirculates the signal back to the ISI detector/equalization circuitry as
`
`needed). .
`
`. ”
`
`Figure 4 of Richardson:
`
`fl
`4139
`
` MAL.mm)?
`A
`'ALUESTOEECOTJE
`
`EXT-1
`492
`
`SOFT lNPUT — SOFT OUTFU?
`EXWINSK‘
`
`
`.
`BUFFERED arms:e
`
`
`IQ‘HJRMI'IDN auFF‘ER mm FROM DELOER
`SlGNAL PRQCESSING UN”.
`
`
`
`
`fE.G,. 18$ ETECTOR}
`
`
`
`& _;
`
`
`
`KIRK-13K:INFBRWMON
`
`ERDMDECS“?
`
`paéfseo
`
`414'
`
`404
`
`U21
`
`
`
`EmmaMinimum:AFROMnETEema
`
`
`
`
`
`1MPZJ‘T‘EEM:ECG%R
`
`FEBA};FRH‘
`
`WERATNE DECGDER {E13, LDPC DECODER)
`
`
`NNE.‘-iDEC3DER LOOP WTERNAL MESSAGE Passm IveBULL~*
`
`
`a4
`
`a 432mcouswmnmouss
`M§§§AGES
`@ m mama: h‘CUES
`‘35
`
`QECODER EPRQR 03$ch WULE
`425‘-
`
`
`Dgcoums FE FORMAUCE WULE
`4‘”
`
`
`
`
`
`
`
`f:XFRINSIC :NFG
`FflOM DEIZODET
`UECDUER REEEET MSGULE
`
`
`, MESSAGE fifiws‘nALmeaN MODULE 7 W
`
`ms
`
`V
`OPEN P”
`C''NTROLLABLE
`1
`
`i
`
` 405
`
`__
`mER 0a iTERATSUN L‘cwztsfi
`"CTED IIME
`41°
`
`
`i
`
`7
`
`459
`
`FIGURE 4
`
`It is the Examiner’s conclusion that the claims of the present application, as presented, are not
`
`patentably distinct over Richardson—applied prior art. Applicants are encouraged to formulate
`
`claim language that clearly defines the novelty of the application. If Applicants believe an
`
`interview might advance prosecution, then they are invited to contact the Examiner with
`
`proposed amendments for a discussion. Prior art rejections are maintained in view of remarks
`
`made herein. See prior office action for details.
`
`
`
`Application/Control Number: 15/453,481
`Art Unit: 2112
`
`Page 6
`
`Conclusion
`
`THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time
`
`policy as set forth in 37 CFR 1.136(a).
`
`A shortened statutory period for reply to this final action is set to expire THREE
`
`MONTHS from the mailing date of this action. In the event a first reply is filed within TWO
`
`MONTHS of the mailing date of this final action and the advisory action is not mailed until after
`
`the end of the THREE—MONTH shortened statutory period, then the shortened statutory period
`
`will expire on the date the advisory action is mailed, and any extension fee pursuant to 37
`
`CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event,
`
`however, will the statutory period for reply expire later than SIX MONTHS from the mailing
`
`date of this final action.
`
`Any inquiry concerning this communication or earlier communications from the
`
`examiner should be directed to MUJTABA M CHAUDRY whose telephone number is
`
`(571)272—3817. The examiner can normally be reached on Monday—Friday 9am—5:30pm.
`
`Examiner interviews are available via telephone, in—person, and video conferencing using
`
`a USPTO supplied web—based collaboration tool. To schedule an interview, applicant is
`
`encouraged to use the USPTO Automated Interview Request (AIR) at
`
`http://www.uspto.gov/interviewpractice.
`
`If attempts to reach the examiner by telephone are unsuccessful, the examiner’s
`
`supervisor, Albert DeCady can be reached on 571—272—3819. The fax phone number for the
`
`organization where this application or proceeding is assigned is 571—273—8300.
`
`Information regarding the status of an application may be obtained from the Patent
`
`Application Information Retrieval (PAIR) system. Status information for published applications
`
`
`
`Application/Control Number: 15/453,481
`Art Unit: 2112
`
`Page 7
`
`may be obtained from either Private PAIR or Public PAIR. Status information for unpublished
`
`applications is available through Private PAIR only. For more information about the PAIR
`
`system, see http://pair—direct.uspto.gov. Should you have questions on access to the Private PAIR
`
`system, contact the Electronic Business Center (EBC) at 866—217—9197 (toll—free). If you would
`
`like assistance from a USPTO Customer Service Representative or access to the automated
`
`information system, call 800—786—9199 (IN USA OR CANADA) or 571—272—1000.
`
`MUJTABA M. CHAUDRY
`
`Primary Examiner
`Art Unit 2112
`
`/MUJTABA M CHAUDRY/
`
`Primary Examiner, Art Unit 2112
`
`